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CONTROL OF ELECTRONIC CIRCUIT DESIGNS &OR SPACE VEHICLES 
by 0, James M a g r i n i  
Lewis Research C e n t e r  
A technical management procedure that is directed to the design of a complex elec- 
t ronic  system f o r  space environment applications is described. The procedure was de-  
veloped by the NASA Lewis Research Center and applied to the Centaur launch vehicle 
program. Specific controls used include a complete hierarchy of specifications, design 
ground rules,  derating document, preferred par t s  l is t ,  worst-case design procedure, 
computer circuit  analysis programs,  and design reviews. The use of these rigorous 
design controls resulted in an  electronic system capable of meeting its performance and 
reliability goals with a minimum of difficulty. 
INTRODUCTION 
In the past,  design procedures fo r  space vehicle electronic systems have been some- 
what informal, and the task  of developing much of the design cr i te r ia  was left to  individ- 
ua l  circuit designers.  Also, it was not thought to  be practical to  design electronic c i r -  
cuitry s o  that the system would meet its performance specifications and have an adequate 
reliability margin for  worst-case conditions of environment and part  parameter  tolerance 
In the ear ly days of the program, the Centaur project experienced many difficulties be- 
cause of informal design procedures.  No problems were  encountered in flight, but the 
manufacturing and testing phases were hampered by marginal designs. For  example, at 
certain conditions of temperature and parameter  tolerance, undesired voltage oscillations 
occurred on the output of a power supply. To correct  this  condition, electronic compo- 
nents had t o  be carefully selected. 
Today, the availability of high-speed digital computers and circuit analysis pro-  
g r a m s  has eased the t a sk  of performing an accurate worst-case analysis of circuits.  
Teaming a formalized worst-case design procedure with computer circuit analysis pro-  
g rams  such a s  ECAP (ref.  1) will result  in a reliable electronic system meeting i t s  pe r -  
formance specifications. 
This  report descr ibes  a formal  technical management procedure that is applicable 
to  the design of a complex electronic system to be used in the space environment. Spe- 
cific controls that a r e  used in this  procedure include 
(I) A complete hierarchy of specifications 
(2) Design ground rules  
(3) Derating d.ocument and prefer red  pa r t s  list 
(4) Worst-case circuit design procedures 
(5) Computer circuit analysis programs 
(6) Design reviews 
The advantages of using a formal  technical management procedure a r e  as follows: 
(1) Specifications a r e  very detailed and thoroughly documented from the system spec- 
ification to the individual electronic par t  and circuit level. 
(2) Electronic and electromechanical pa r t s  'are selected from a limited list of high- 
reliability par t s ,  and a formal  procedure with NASA control is called out fo r  use  of non- 
standard par t s  . 
(3) Worst-case design of circuits is done in  a consistent manner.  
(4) The use of periodic design reviews allows NMA t o  maintain control of the system 
design. 
(5) The design of the electronic system is thoroughly documented for  the purpose of 
WMA review and to  aid in the solution of any problems that may a r i s e  in the future. 
The Lewis Research Center Centaur Project Office developed the described technical 
management procedure in 1965 and applied it to  the design of an iner t ia l  guidance sub- 
system for  the Centaur launch vehicle. This subsystem has operated according to  spec- 
ifications in 11 successive space flights. Currently, this  technical management procedure 
is being applied to the design of new electronic systems for  the same launch vehicle. 
DESIGN PROCEDURE - GENERAL DESCRIPTION 
The general description of the design procedure is aided with the block diagram of 
figure 1, which il lustrates the major  phases and factors  of the design and their  relations 
to  each other. A detailed description is given la ter  s tar t ing in the next section. 
The system specifications is, of course,  the foundation of the design. It provides 
the basic  information to  formulate the functional specifications f o r  each electronic module 
o r  subsystem. The preliminary mechanical and thermal  design is accomplished immed- 
iately af ter  the system specifications a r e  known. The reason for  this  ear ly design work 
is that the system specification cal ls  out a model for the thermal  environment, and a 
rough thermal  analysis has to be performed s o  that real is t ic  thermal  requirements can 
be incorporated into functional specifications for the electronic modules. The system 
specif ications 
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Figure 1. - Design procedure. 
specification a l so  calls out the shock and vibration environment; therefore,  some p r e -  
l iminary mechanical s t r e s s  calculations have t o  be  performed in order  t o  adequately 
specify the mechanical requirements fo r  the electronic modules. Further  mechanical 
and thermal  design is done in  the concept design stage to  uncover any major  problem 
before the system design has progressed very f a r .  
The design ground rules  provide inputs to  the module functional specifications block 
and design blocks. The design ground rules  designate ranges of design temperatures  fo r  
t he  electronic modules based on the preliminary thermal  analysis and call out maximum 
vibration amplification factors  to  use based on preliminary mechanical design. Further ,  
these  design ground rules  require  use  of a common preferred pa r t s  list and derating 
document. 
The concept design phase is devoted t o  studying alternate methods of design. Enough 
preliminary circuit  analysis and breadboard testing, as well as mechanical and thermal  
design, a r e  done to provide information for  the concept design review. Prel iminary de-  
sign data a r e  presented a t  the concept design review, and NMA approval is given f o r  the 
detailed design of the selected method. 
A complete se t  of circuit specifications is formulated at the start of the detailed 
design phase to  s e rve  as the basis  fo r  a worst-case design. Computer circuit  analysis 
and thermal  and mechanical s t r e s s  programs a r e  used in the detailed design phase. 
P rog res s  design reviews a r e  held periodically during this detailed design phase. 
At the final design review, all design and testing documentation is reviewed t o  
a s su re  NASA that the design requirements have been met .  
SPECIFICATIONS 
Before any ser ious circuit design fo r  the electronic system is attempted, a complete 
hierarchy of specifications needs to be generated. The requirements range from a top 
specification f o r  the functional, physical, and environmental characteristics of the system 
to  the detailed circuit design and par t s  procurement specifications. This se t  of specifi- 
cations is basic  to  a worst-case design. 
The system specification lists such factors as weight, size,  power l imits ,  and ac -  
curacy requirements;  the environments fo r  thermal ,  radiation, vibration, and electro - 
magnetic interference (EMI) a r e  also specified. Instead of stating in the system spec-  
ification minimum and maximum temperatures  for  the outer sides of electronic packages, 
the Centaur Project Office has  found it desirable t o  specify a model for  the thermal  en- 
vironment. From this  model, a thermal  analysis can predict temperature ranges f o r  a 
package of a certain physical shape. These predicted minimum and maximum package 
temperatures  with a 10' C margin added then become a part  of the package specification. 
A system specification that is frequently overlooked o r  considered uneconomical to  
impose is an EM1 specification. System designers should consider the need for  imposing 
an  EM1 specification on the contractors of electronic systems for  space vehicles. The 
cost and weight penalty incurred to meet this  requirement is justified by past experience. 
The Lewis Research Center has written and imposed an  EM1 specification (ref. 2) on its 
Centaur contractors. A few of the highlights of the Centaur EM1 specifications a r e  as 
follows : 
(1) No malfunction o r  performance degradation shall  occur when the equipment is 
subjected to  a transient &50-volt, 100-microsecond pulse source applied in  parallel  with 
a 28-volt power source o r  subjected to  a 1-volt r m s ,  60-hertz to  15-kilohertz sine wave 
source applied in s e r i e s  with each ungrounded power line. 
(2) Narrow-band conducted interference current  on each input power line shall  be  
limited t o  100 milliamperes in the frequency range of 30 hertz to  3 kilohertz, decreasing 
to 10 microamperes at 1 megahertz. 
(3) Each low-level command and signal circuit shall  u se  a shielded twisted pa i r .  
The imposition of a system EM1 specification has an effect on lower level specifica- 
tions. For  example, the circuit  specification for  an  amplifier would include the charac-  
t e r i s t i c  of ripple on an input d c  voltage. The specification fo r  this  ripple considers the 
minimum attentuation of the EM1 f i l ter  and power supply regulator to  maximum EM1 on 
the pr ime power line. 
The functional specifications f o r  each module o r  subsystem se rve  as the link be- 
tween the system specifications and the individual circuit specifications. A memory 
module would be  an  example of a subsystem for  a general purpose digital computer sys-  
tem.  The functional specifications f o r  the subsystem a r e  derived from the system spec- 
ification as the result  of the system e r r o r  being budgeted among the various subsystems. 
The circuit  specifications a r e  derived from the functional specifications for a sub- 
system. A formal  s e t  of complete detailed circuit specifications allows the circuit de - 
signer  to  t ranslate  system requirements to  flight hardware with a minimum of difficulty. 
Without complete specifications, the circuit designer probably will either neglect some 
important requirement o r  impose his own personal specification. This resul ts  in  ei ther  
(1) overdesigned circuits that a r e  complicated and have too many crit ical pa r t s  o r  (2) in- 
adequate circuits that will probably result  in redesigns o r  difficult and costly manufac- 
tur ing processes .  A proper  circuit  specification must include, but is not necessarily 
limited to,  the following: 
(1) Available power supply voltages and their  output character is t ics ,  including the 
magnitude and frequency range of noise and ripple 
(2) Noise and ripple that the circuit  is allowed to  inject back into the power supply 
lines 
(3) Load variations 
(4) Input -output signal character is t ics  
(5) Circuit t ransfer  function 
(6) Input and output impedance requirements 
(7) Environmental conditions 
The circuit specification should always allow for  worst-case variations. The sub- 
system e r r o r  is budgeted among the individual circuits that make up the subsystem. 
During the concept design phase, severa l  iterations of selecting circuit topology together 
with some breadboarding and preliminary analysis may be necessary to  a r r ive  at a 
feasible adjustment of the subsystem e r r o r  budget among the circuits.  
THERMAL AND MECHANICAL DESIGN 
A thorough formal  thermal  and mechanical design should complement the worst-case 
circuit  design. The need f o r  preliminary thermal  and mechanical design has  already 
been discussed. During the detailed design phase, multinode computer thermal  analysis 
programs a r e  used to  predict worst-case temperatures throughout the electronic package 
during the prelaunch and flight periods for  the space vehicle. Examples of thermal  con- 
cern would be the maximum junction temperature of a power t ransis tor  and the maximum 
thermal  gradient ac ros s  a memory core plane. 
An important aspect to  be considered in the mechanical design is the resonant vi- 
bration frequencies (and their  magnitudes) of the electronic package housing and of the 
modules attached to the housing. The magnitude of vibration at the resonant frequencies 
should be low enough and separated enough in frequency s o  that an acceptable vibration 
level is experienced by the electronic p a r t s  in  a circuit. 
The analysis portion of the thermal  and mechanical design needs to  be  confirmed by 
t e s t s  as soon as possible. Of course,  design evaluation tes t s  a r e  performed on the proto- 
type model of the system. 
DESIGN GROUND RULES 
T o  ensure a uniform design process ,  circuit designers should use a common se t  of 
design ground rules.  Examples of i t ems  to  be included in the design ground ru les  a r e  as 
follows : 
(1) Common derating figures fo r  performance and s t r e s s  parameters .  A derating 
document listing amounts of derating f o r  various classes  of circuit parameters  should be 
published. 
(2) Selection of electronic par t s  f rom a preferred pa r t s  document t o  ensure  use of 
established reliability par t s .  A procedure for  qualifying needed par t s  that a r e  not on the 
prefer red  pa r t s  document also should be  specified. Application rules  should be contained 
in this  prefer red  par t s  document. 
(3) Use of designated minimum and maximum temperatures  for  the initial design 
effort. The par t  case o r  circuit board temperatures  for  an  individual circuit  module 
cannot be predicted until the circuit has  been designed and its location pinpointed with 
respect t o  other circuit modules. Therefore,  a conservative educated guess for  the 
minimum and maximum temperatures  must be made based on a rough preliminary thermal  
analysis of the electronic package using the specified model fo r  the thermal  environment. 
(4) Initial use  of designated vibration and shock levels for  the mechanical design of 
the circuit module. A maximum Q o r  amplification factor should be called out which will 
ensure that the circuit module will survive the vibration portion of the design proof tes t .  
(5) Initial use  of designated maximum expected radiation field to ensure that the c i r -  
cuit module will survive exposure to  gamma, beta, and other particulate radiation 
(6) Use of common semiconductor mathematical models and computer circuit analysis 
programs in the worst-case design process. For example, only one mathematical model 
of a uA709 integrated circuit operational amplifier should be used by all circuit de-  
signers. 
(7) A check list of items for preparing circuit specifications, such a s  
(a) Gain and phase margins for circuits utilizing feedback such as regulators 
and operational amplifiers 
(b) Output impedance against frequency for  power supplies 
(c) Maximum noise amplitude over a specified frequency range injected back into 
dc  power lines from a circuit module 
(d) Maximum noise over a specified frequency range that can be tolerated on a 
dc  power line into a circuit module 
(e) Propagation delays, r i se  times, fan-in, and fan-out for integrated digital 
circuits 
DERATING DOCUMENT AND PREFERRED PARTS LIST 
A derating document is required to ensure a uniform derating of electronic design 
parameters.  The derating document lists all  the performance and s t r e s s  parameters  
that should be derated for  each part family such a s  transistors.  A numerical derating 
is also given for  each parameter.  As explained earl ier ,  the derating document is used 
by all  circuit designers in the worst-case design process. A common derating document 
is used by all electronic design contractors for the Centaur launch vehicle. 
Performance parameters a r e  those design parameters  that affect performance and 
accuracy results  in the worst-case design of the electronic system; an example of a 
performance parameter would be the current transfer ratio (beta) of a transistor that 
affects the gain of an amplifier. Other examples of performance parameters  a r e  listed 
in table I. 
TABLE I. - PERFORMANCE PARAMETERS FOR WHICH DERATING MUST BE APPLIED 
Transistors  
Current t ransfer  ratio 
Leakage currents  
Saturation voltage 
Gain-bandwidth product 
Capacitance 
Offset voltage, nlatched pair 
Zener diodes 
Forward voltage drop 
Reverse current 
Temperature coefficients 
Impedance 
Breakdown voltage 
Fixed capacitors 
(paper -film dielectric) 
Capacitance value Resistance value 
Ripple current Temperature coefficient 
of resistance value 
Temperature coefficient 
of capacitance 
Leakage current 
Surge current 
Resistors  
St re s s  parameters  a r e  those design parameters  that reliability engineers ordinarily 
u se  in the calculation of system reliability; an example of a s t r e s s  parameter  would be 
the emitter-to-collector voltage rating of a t ransis tor .  Other examples of s t r e s s  param- 
e t e r s  a r e  given in  table 11. Performance parameters  a r e  derated t o  account for  param-  
e t e r  variations during the useful lifetime of a part ,  and this  numerical derating o r  tol- 
erance is added to  the initial purchase tolerance. S t r e s s  parameters  a r e  derated p r i -  
mari ly  to  enhance reliability; f o r  example, an added reliability margin is obtained by 
limiting the maximum allowable emitter-to-collector voltage to  two-thirds of the manu- 
facturer 's  specified maximum voltage. 
TABLE 11. - STRESS PARAMETERS FOR WHICH 
DERATING MUST BE APPLIED 
Integrated c i rcui t s  Transistors Capacitors 
Supply voltage Junction voltage Voltage 
Junction temperature Device currents ------- 
An example of the use  of an  end-of-life derating for  a performance parameter  
follows: If a designer decides to  u se  a paper capacitor with a value of 0.001 microfarad 
and a purchase tolerance of *5 percent,  he would re fer  t o  the project derating document 
to  determine how much of an  end-of-life derating tolerance must  be added t o  the pur-  
chase tolerance. If the end-of-life derating for  the capacitance value is *I0 percent,  
the capacitance value variation that he must allow fo r  in  the worst-case design is 
*I5 percent. 
A simple example of derating a s t r e s s  parameter  would be using the two-thirds 
value for  the derating factor of the maximum allowable emitter-to-collector voltage of a 
t ransis tor .  If the manufacturer ra tes  this  voltage at 60 volts, the designer would use 
two-thirds of 60 volts, o r  40 volts fo r  the maximum allowable voltage. 
End-of-life derating values f o r  performance parameters  a r e  conservative. In cases  
where these values a r e  causing problems in worst-case design, a m o r e  real is t ic  value 
may be obtained by reviewing a par t  derating matr ix that details the various environ- 
mental factors  that contribute to  the derating tolerance; if justified then, certain en- 
vironments o r  tes t s  can be eliminated that will decrease the end-of-life derating. An 
example of a part  derating matr ix is shown in table 111 fo r  a fixed solid tantalum di- 
e lectr ic  capacitor. It can be seen that the total  derating tolerance of *8 percent is ob- 
tained by taking the root sum square of the factors  that contribute to  the end-of-life 
variation of the capacitance value. If the factors were  added directly,  the derating 
TABLE I n .  - DERATING MATRIX FOR FIXED 
SOLID TANTALUM DIELECTRIC CAPACITOR 
tolerance would be i 1 6  percent. In this sense, the derating tolerance is not a worst- 
case figure; however, since the factors a r e  conservative and a r e  not correlated, it is a 
realistic approach. 
The Centaur Project Office controls the usage of part types by having its contractors 
submit a preferred parts  document and a nonstandard parts  list for approval. An elec- 
tronics designer is required to  use a part from the preferred par ts  list i f  at a l l  possible. 
If for  some reason the designer wants to  use a part not on the preferred parts  list, a 
nonstandard part  usage request must be submitted to NASA for  review and approval. A 
nonstandard part usage request must be submitted for each circuit application. Consid- 
erable written justification must be contained in a nonstandard part request. NASA in- 
vestigates all the technical data on a nonstandard part before it is approved for  use. 
WORST-CASE A N D  STATISTICAL CIRCUIT DESIGN PROCEDURES 
A worst-case circuit design approach is desirable for space vehicle electronic sys-  
tems.  This approach ensures that the reliability and performance specifications of the 
electronic systems can be met with a minimum of difficulty. A worst-case circuit design 
is really an iteration of selecting a circuit topology, preparing a circuit model, per -  
forming a worst-case circuit analysis of the model, and comparing the results of the 
worst-case analysis with the circuit specifications. The worst-case design is carr ied 
on in the detailed design phase of figure 1. The worst-case circuit analysis uses  per -  
formance and s t r e s s  parameter  limit values that have been derated per  the derating 
document. The signs of l imit values used a r e  such as to  produce the least acceptable 
output character is t ic  for  the circuit. If, as a result  of the analysis, the circuit does not 
meet its specification, the circuit topology must be modified o r  new design limit values 
selected. A circuit  analysis is then performed on the modified circuit topology. The 
cycle is repeated until the circuit  specifications a r e  met .  Sometimes the circuit speci- 
fication o r  parameter  derating can be relaxed to  satisfy the analysis. 
Depending on the type and complexity of the circuit ,  e i ther  a hand o r  a computer- 
aided analysis is used. Judgement must be exercised t o  a r r ive  at the optimum mix of 
hand and computer-aided analysis. Hand analysis has  generally been used for  a circuit 
topology of digital-type integrated circuits such as would be  found in  the logic section of 
a digital computer. Computer-aided analysis has generally been used for  a circuit 
topology of linear-type integrated circuits and discrete  components such as would be 
found in the input -output section of a digital computer. 
There  a r e  some cases  for  which the circuit specifications a r e  s o  tight that a t rue  
worst-case design is not practical. For  these cases ,  with NASA approval, a s tat is t ical  
limit value design is used. In this  statistical design process ,  a circuit is broken down 
into subblocks. Fo r  example, a regulated power supply circuit could be divided into a 
reference voltage block, an e r r o r  amplifier block, and a se r i e s  regulator block. A 
worst-case analysis is then performed on each circuit block using derated limit values 
for  each circuit parameter .  The  worst-case analysis of each block is such that a least  
acceptable power supply characteristic is produced for  a worst  -case combination of 
l imit values for  the circuit block. Instead of adding directly the e r r o r s  contributed by 
each circuit block, the root-sum-square value of the e r r o r s  is calculated to  a r r ive  at  a 
figure fo r  a power supply characteristic such as phase margin. The root-sum-square 
method is justified if the e r r o r s  a r e  not correlated; however, it must be remembered 
that this is not a t rue  worst-case design. 
COMPUTER CIRCUIT ANALYSIS PROGRAMS AND SEMICONDUCTOR MODELS 
The use  of computer circuit analysis programs as a design tool has made the worst-  
case circuit design practical. The length of t ime required for  a worst-case analysis has  
been reduced to a feasible level, and the analysis can be  much more  accurate. P r e -  
viously, when hand calculations were used, simplifying assumptions had to be made in 
modeling the semiconductors. This reduced the accuracy of the analysis significantly fo r  
many cases .  Most circuit analysis programs a r e  written with an electronics engineer 
in mind. The  engineer needs no computer programming experience. The design engi- 
neer  just labels the voltage nodes and current branches of the circuit model, and the 
input data to  the computer a r e  a simple format  describing the circuit model. 
In a few instances,  a worst-case analysis is performed directly when both plus and 
minus tolerance limit values fo r  each circuit parameter  a r e  presented in the input data 
to  the computer. However, for  most a c  and transient-type analysis programs,  the de- 
signer must  specify the sign for  the tolerance of the limit value of a parameter  s o  as to  
produce a worst-case condition for  a circuit. 
Circuit analysis programs that have been used successfully by Centaur contractors 
a r e  ECAP, NET-1 (ref.  3), and SCEPTRE (ref .  4). A contractor has also used an in- 
house program t o  determine sensitivity parameters  f o r  a worst-case analysis of a c  
l inear circuits.  Other circuit  analysis programs that could be used a r e  CIRCUS (ref. 5) 
and NASAP (ref. 6). ECAP is used for  l inear dc,  ac ,  and transient circuit analyses. It 
also has the capability of nonlinear analysis by the use  of piecewise linear approxima- 
tions. NET-1 and SCEPTRE a r e  used for  nonlinear dc  and transient circuit analyses. 
A circuit analysis computer program cannot predict performance accurately unless 
the mathematical models fo r  semiconductors represent  closely the character is t ics  of the 
actual physical devices used in  the final design. In fact ,  the most  difficult job in  de-  
signing a circuit with the aid of circuit  analysis computer programs is obtaining the 
values of the parameters  fo r  the semiconductor models. 
By combining r e s i s to r s ,  capacitors, and voltage and current  sources in a circuit 
topology, semiconductors can be modeled fo r  inclusion into a circuit t o  be analyzed. 
Not only have discrete  diodes and t rans is tors  been modeled, but a lso mathematical 
models have been developed for  monolithic integrated linear circuits.  
The mathematical model used t o  represent an  integrated-circuit operational ampli- 
f ie r  is a black box equivalent circuit that,  under nominal (or  measured) conditions, very 
accurately duplicates the character is t ics  of the actual integrated circuit, usually with 
feedback and forward compensation elements included. All the integrated circuit param-  
e t e r s  that a r e  important t o  feedback stability analysis a r e  incorporated into the model. 
The designer may vary all model parameters  (including external feedback elements) s o  
as to obtain worst  -case conditions. Worst -case (derated) l imits  a r e  established for  
each of the model parameters  by the use of vendor specifications, application notes,  
direct  vendor contract, measured values, and Centaur derating procedures.  No attempt 
is made to  simulate each t rans is tor  stage within the integrated-circuit wafer. Opera- 
tional amplifiers that have been modeled by Centaur contractors include the uA709, 
CA3015, uA741, and LM101. Figure 2 is the schematic diagram of the uA709 model as 
used f o r  a c  analysis on ECAP. This  schematic diagram is included only to i l lustrate  the 
complexity of the model. 
D Branch number and assumed current direction Frequency compensation circuit 
Node number 
Dependent current source 0 
Figure 2. - pA709 ECAP ac equivalent circuit model. 
DESIGN REVIEWS 
An important control used in the worst-case design process  is the design review 
between customer and contractor. Design reviews allow customers such as NASA to  
keep in close touch with the design of the electronic system as it progresses  from the 
specification s tage to the production stage. 
As  shown in the design block diagram of figure 1, a concept design review is held 
shortly a f te r  the functional specifications have been agreed upon and the contractor has  
gone through the concept design stage. The purpose of the concept review is to select a 
design mechanization based on the work done in the concept design stage. Also, the 
design approach is considered for  the selected design mechanization. Design approach 
considers such i tems as the type of analysis to be performed (transient, small-signal ac) 
and the type of computer program to  be used in the analysis portion of the design cycle. 
P rog res s  reviews a r e  held as needed between the concept and final design reviews. 
The purpose of these reviews is t o  consider design problem a reas ,  interface changes 
with other vehicle systems,  and use of nonstandard par t s .  The purpose of the final 
design review is to compare analytical and t e s t  resul ts  with the specifications. If resu l t s  
a r e  favorable, formal  approval is given to  proceed to the prototype construction s tage.  
The N&A project office is represented by a team of specialists at these design r e -  
views. They include a circuit analyst, an electronic par t  specialist ,  a reliability and/or 
quality control specialist ,  and a system engineer. A week o r  two p r io r  to  the review, 
a n  agenda and a technical data pack a r e  sent by the contractor for  the NASA technical 
team to  study. The specialist is expected to  review the data in his a r e a  and t o  prepare  
a list of comments and questions f o r  the design review presentation. Between reviews, 
the technical t eam does independent analysis, fact  finding, and pa r t  evaluation to  provide 
a technical data  basis  fo r  future design reviews. 
At the design review, customer and contractor review the design to  ensure that 
specifications have been met  and that the design approach agreed upon has been followed. 
The resul ts  of the design review a r e  documented, and the contractor may be required to  
make some changes in  the specifications o r  design. 
CONCLUDING REMARKS 
Use of the described technical management procedures resul ts  in an electronic sys-  
tem capable of meeting its performance and reliability specifications with a minimum of 
difficulty. The technical management procedure consists of applying controls fo r  a 
worst-case design in a rigorous systematic manner.  The following specific controls a r e  
used: 
(1) Complete hierarchy of specifications 
(2) Thermal  and mechanical design to meet worst-case conditions 
(3) Design ground rules  
(4) Derating document and preferred pa r t s  list 
(5) Worst -case circuit design procedures 
(6) Computer circuit analysis programs 
(7) Design reviews 
These technical management procedures a r e  being used successfully by the NASA 
Lewis Research Center in the design and development of launch vehicle systems.  
Lewis Research Center,  
National Aeronautics and Space Administration, 
Cleveland, Ohio, May 22, 1970, 
491-02. 
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